

Energy-Efficient Approximate Multiplier Design using Bit Significance-Driven Logic Compression

C.Gangaiah Yadav¹, Dr. K.S.Vijula Grace²

Research Scholar¹, Assistant Professor²

ECE, NIU, Kumaracoil, Tamil Nadu, India^{1,2}

Email: ganga.486@gmail.com¹, vijulaks@yahoo.co.in²

Abstract-Approximate arithmetic is one of the recently emerged techniques as a promising paradigm for many imprecision-liberal applications. It can offer considerable reductions in circuit difficulty, delay (late) and energy production by relaxing exact needs. In this paper, we suggest a novel energy-efficient rough multiplier design using a significance-driven logic compression (SDLC) approach. Fundamental to this approach is an algorithmic and architecture damage reduction of the partial product rows based on their progressive bit significance. This is followed by the independent resizing of the out coming product terms to decrease the number of product rows. As such, the difficulty of the multiplier in terms of logic cell computations and lengths of unfavorable paths is desperately decreased. The suggested rough multiplier constructed in Verilog HDL and composited using ISIM simulator in Xilinx ISE 14.3. Additionally, we signify the energy-accuracy trade-offs for different degrees of reduction, attained through fabric/frame gathering. In assessing the success of our approach, a case study of picture handling application exhibited up to 68.3%energy depletion with very minute damages in picture quality expressed as peak signal-to-noise ratio (PSNR).

Index Terms- Approximate Arithmetic's, Significance Driven Logic Compression (SDLC), Logic Clustering

1. INTRODUCTION

There is a determinant request for higher calculation presence at low energy rate for upcoming applications. The basic assumption of precise calculating is to exchange conventional difficulties and energy-uneconomic data handling chunks by low-complexity ones with reduced logic counts. As a result, successive fragment area and energy consumption are decreased at the cost of inaccuracy introduced to the handled data. Investigation has shown that the seniority of modern applications such as digital signal processing, computer vision, automation, multi-media (intermedia handling) and statistical analytics have some level of liberality to such apprehension. This can be griped as a chance for well-organized machine construction for current and future generations of application-specific structures.

Multipliers are the critical arithmetic components in many of these applications, for two important reasons. Firstly, they are specified by complex logic design, being one of the most energy challenging data processing units in modern micro chips. Secondly, compute-intensive applications difficult exercise great

number of multiplication performance to calculate outcomes. These elements have induced close awareness in approximate multiplier design investigation, since developments made in the capability of a multiplier are anticipated to considerable crush on overall structure capability. In the territory of rough circuits the multipliers can be enlarge classified as moderations of either timing or functional behaviors. Firstly, timing performance can be improved using assistive contribute voltage measuring developments which requires additional error repayment system to decrease the error estimate. Secondly, useful techniques deal with logic compression abilities and can be operated by relaxing the need for exact Boolean identity in favor of vitality and circuit area compressions. For example, shortening multiplier product terms allows for the eradication of some of the small remarkable partial product terms. As more columns are eradicated, further energy depletion is attained however, faults also developed.

Standard re-arrange with low-difficulty conjunctive logic is another successive skill. This allows for developing larger energy-capability multipliers using small rough/imprecise ones. The key

concept of the above studies is to attain compressed logic difficulty, which is also the main goal of our work. A typical (N×N) exact multiplier produces N² product terms, which are then gathered as a final outcome of size 2N. The exactness of this product depends largely on the importance of bits; conserving higher-significance bits is likely to generate an result closes to the accurate outcome than that of lower-importance bits. In our work, we hold this chance to make the following key offerings:

1) We suggest a novel energy-efficient approximate multiplier design approach using bit significance-driven logic compression (SDLC).

2) At the basics of our approach is a configurable logic gathering of product terms suitably selection for a given energy-accuracy dealing, followed by retrade using their independent belongings to decrease the output number of product terms.

To the best of our knowledge, this is the first validation of a methodological logic reduction-based estimate multiplier design approach. The rest of the paper is arranged as follows. Section 2 gives the premature work done; Section 3 initiates the suggested rough multiplier construction. And Section 4 provides the fault analysis connected with different bit-widths of the suggested multiplier. Section 5 provides the inventive outcomes. Finally, Section 6 terminates the paper.

2. EARLIER WORK

Imprecise calculating can reduce the construction difficulty with a development in production and ability efficiency for damage flexible appeals. This brief deals with a new design approach for proceed towards of multipliers. The partial products of the multiplier are adjusted to initiate differencing possibility terms Logic difficulty of imprecision. Execution of multiplier consists three steps: generation of incomplete products, partial products depletion is varied for the collection of changed partial products based on their possibility. And finally, a vector combines addition to produce final outcome from the sum and carry rows produced from the reduction tree.

2.1 Approximation of Other Partial Products:

The collection of other partial products uses imprecise circuits like approximate half-adder, full-

adder, are suggested for their collection. Carry and Sum are two outcomes of these approximate circuits. Since Carry has higher weight of binary bit, error in Carry bit will give more by generating error difference of two in the output. Approximation is hold in such a way that the fixed difference between exact output and rough output is always maintained as one. Hence Carry outcomes are estimated only for the cases, where Sum is estimated. In adders, XOR gates tend to give to high Area and delay. For estimating half-adder, XOR gate of Sum is returned with OR gate as given. This generates an one error in the Sum calculation as seen in the Table I of estimate half-adder

$$Sum = x1|x2;$$

$$Carry = x1&x2;$$

Inputs		Exact Outputs		Approximate Outputs		Absolute Difference
x1	x2	Carry	Sum	Carry	Sum	
0	0	0	0	0 ✓	0 ✓	0
0	1	0	1	0 ✓	1 ✓	0
1	0	0	1	0 ✓	1 ✓	0
1	1	1	0	1 ✓	1 ✗	1

TABLE I. Truth table of Approximate Half Adder

In the estimation of full-adder, one of the two XOR gates is returned with OR gate in Sum calculation. This generates the error in last two cases out of eight cases. Carry is altered as in initiating one error. This generates more easily, while sustaining the difference between indigenous and approximate value as one. The truth table of approximate full-adder is given in Table II.

$$w = x1|x2;$$

$$Sum = w \oplus x3;$$

$$Carry = w&x3;$$

Inputs			Exact Outputs		Approximate Outputs		Absolute Difference
x1	x2	x3	Carry	Sum	Carry	Sum	
0	0	0	0	0	0 ✓	0 ✓	0
0	0	1	0	1	0 ✓	1 ✓	0
0	1	0	0	1	0 ✓	1 ✓	0
0	1	1	1	0	1 ✓	0 ✓	0
1	0	0	0	1	0 ✓	1 ✓	0
1	0	1	1	0	1 ✓	0 ✓	0
1	1	0	1	0	0 ✗	1 ✗	1
1	1	1	1	1	1 ✓	0 ✗	1

TABLE II. Truth table of Approximate Full Adder

An 8-bit estimate multiplier is created by using this estimated half adders and Full adders as shown in fig.1.

3. PROPOSED APPROXIMATE MULTIPLIER

Our suggested estimation composed of two crucial steps. In the first, damage reduction is accomplished out through logic gathering. The resulting reduced terms are then resized using their independent belongings.




Fig.1.Approximate multiplier with approximate adders

3.1 Logic Compression

Collateral multiplication creation is generally separated into three suggestive phases: partial outcome evolution, assembling, and carry generation adder. In an $(N \times N)$ multiplier, N^2 AND gates are employed in similar to produce the partial product bit-matrix. This matrix is then pillar-wise assembled to produce the final outcome by using carry generation adders the suggested approach begins by producing all partial outcomes using the similar number of AND gates, similar to subsisting multiplication. Before beginning to the collection stage, the number of bits in the partial product matrix is compressed by showing loss logic compression. The focus is to compress the number of rows in the partial product matrix, thereby attaining low-difficulty hardware before advancing to collection. Figure 2 shows the difference between the creation stages in exact and the suggested multiplication.

3.2 Clustering a group of rows

The suggested multiplier arranges the partial product terms using different sizes of note-worthy-driven logic clusters. Each logic cluster selects a group of columns containing two bits starting from the least remarkable bits in successive partial products. In general, each $2 \times L$ logic collection is answerable for two operations’) generating $2L$ partial product bits within two adjacent rows, *i.e.*, L pairs of perpendicularly arranged bits, by employing $2L$ AND gates. Then, ii) minimizing these $2L$ bits by half using L OR gates. Figure 3 decorates the usage of four sizes of logic collectors in 8-bit parallel multiplier. The first 2×7 logic congregator forms 14 partial products by using 14 AND logic gates and removes 7-bit value by using an array of 7 OR logic gates. The second 2×6 logic cluster reduces 12 partial products into 6 bits. In a same way the third and fourth logic clusters use 2×5 and 2×4 to reduce 10 and 8 partial products into 5 and 4 bits respectively. By doing so, each logic cluster reduces a gather of perpendicularly arranged bits within two consecutive partial products based on their developing bit importance.




Fig.2.Process chart showing the difference between the major stages in: (a) Existing multiplication, and (b) the proposed approach to multiplication.

3.3 Generation of a reduced set of product terms

Using an array of OR gates in each logic group reduces the partial product terms by bisection. A compressed set of preliminary partial product matrix is

thus ready to be assembled by appealing any suitable project of multiplication, such as carry-save array, Wallace and Dadda tree. In hypothesis, a two-input OR gate is enough to sum up two bits, *i.e.*, $0+1=1+0=1$ $0\text{'OR'}1=1\text{'OR'}0=1$ and also $0+0=0\text{'OR'}0=0$. However, the OR gate unsuccessful to give an exact adding if the two inputs are “ones”, *i.e.*, $1+1=1\text{'OR'}1$, the difference value is ‘1’ as the adder backs ‘10’ and OR outputs ‘1’.

3.4 Significance-driven progressive cluster sizing

Since the main aim is to creating a capability-well organized multiplier with minute damages of exactness, the size of the logic collectors is reduced when going down in the




Fig.3.Despenation of four different sizes of logic clusters used to compress partial products based on their progressive bit-significance in (8 × 8) parallel multiplier architecture.

Partial product matrix. The more remarkable bits are behaved towards with increasingly higher accuracy, while bits with lower importance are reduced by utilizing the SDLC approach. This permits the most remarkable product terms to be gathered on a carry-generation basis as in the regular multiplier. Thus, the exactness of the remarkable bits of the final outcome is less affected. Inspite of using the same number of AND gates as the accurate multiplier, this can be proceed towards will regularly compress the equipment difficulty of partial product collection.

3.5 Commutative Remapping

The logic compression step comprises the number of partial product terms. This compression can be hold to reduce number of rows prior to the accumulation sage. This can be attained by resizing the partial product terms based on the immediate belongings of the bits, *i.e.*, bits with the same weight are collected in the same column. Due to the compressed number of rows, the crucial path delay is extremely compressed (see Section IV). Figure .4indicates how the size of the partial product bit matrix occurrence of an (8 × 8) multiplier is compressed using the SDLC approach. The bordered packets mention to a group of bits selected by different sizes of logic collectors in which the height of the crucial column is reduced by bisect.





Fig.4. Dot notation shows the major two steps in SDLC approach in the case of (8×8) multiplier: (a) clustering a group of rows (b) generating a reduced set of product terms (c) ordered matrix after applying commutative remapping

4. VARIABLE LOGIC CLUSTER APPROACH

The suggested approach is efficient by affording higher levels of reduction by developing logic cluster depth. Figure 4 demonstrates the impact of increasing depth to 3 and 4 bits in the case of (8 × 8), showing the main points in logic compression and commutative remapping. As can be seen, with increased depth we can attain further compression in the partial product terms, leading to scarce rows for final gathering.






Fig.5. Dot notation showing the impact of increasing the depth of the logic clusters in the case of (8 × 8) multiplier: (a) clustering a group of bits within three successive rows (b) clustering a Group of bits within three successive rows




Fig.6. Output quality after applying blurs filtering to three different versions of the proposed (8 × 8) multiplier.

5. EXPERIMENTAL RESULTS

A. Delay report



```

Timing constraint: Default path analysis
Total number of paths / destination ports: 3186 / 16
-----
Delay:                19.036ns (Levels of Logic = 15)
Source:                B<2> (PAD)
Destination:          R<15> (PAD)
    
```


B. Summary report

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices		54 / 960	5%
Number of 4input LUTs	95	1920	4%
Number of bonded IOBs	32	66	48%

C. Technology and RTL schematics



D. Technology Schematic



E. Simulation Results for 8bit multiplier

